Figure 6: Charts showing that electron collision rate (a) and gate-conductor contact width (b) became stable after the etch chamber had been dedicated to processing logic products only (t0) and then returned to an usntable condition after production of both DRAM and logic products was resumed (t1).